CFP last date
20 May 2024
Reseach Article

FPGA based High Performance CAVLC Implementation for H.264 Video Coding

by Arun Kumar Pradhan, Lalit Kumar Kanoje, Biswa Ranjan Swain
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 69 - Number 10
Year of Publication: 2013
Authors: Arun Kumar Pradhan, Lalit Kumar Kanoje, Biswa Ranjan Swain
10.5120/11879-7693

Arun Kumar Pradhan, Lalit Kumar Kanoje, Biswa Ranjan Swain . FPGA based High Performance CAVLC Implementation for H.264 Video Coding. International Journal of Computer Applications. 69, 10 ( May 2013), 23-28. DOI=10.5120/11879-7693

@article{ 10.5120/11879-7693,
author = { Arun Kumar Pradhan, Lalit Kumar Kanoje, Biswa Ranjan Swain },
title = { FPGA based High Performance CAVLC Implementation for H.264 Video Coding },
journal = { International Journal of Computer Applications },
issue_date = { May 2013 },
volume = { 69 },
number = { 10 },
month = { May },
year = { 2013 },
issn = { 0975-8887 },
pages = { 23-28 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume69/number10/11879-7693/ },
doi = { 10.5120/11879-7693 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:29:54.061036+05:30
%A Arun Kumar Pradhan
%A Lalit Kumar Kanoje
%A Biswa Ranjan Swain
%T FPGA based High Performance CAVLC Implementation for H.264 Video Coding
%J International Journal of Computer Applications
%@ 0975-8887
%V 69
%N 10
%P 23-28
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Context-based adaptive variable-length coding (CAVLC) is an important feature of the latest video coding standard H. 264/AVC. The coding technique using conventional CAVLC based on area efficient design, the second is on low power design architecture will lead to low throughput. In this paper, an efficient CAVLC design is proposed. The main concept is the FPGA based pipelining scheme for parallel processing of two 4x4 blocks. When one block is processed by the scanning engine to collect the required symbols, its previous block is handled by the coding engine to translate symbols into bit stream. Our block based pipelined architecture doubles the throughput of CAVLC at high bit rates. The proposed architecture can make a real time processing of 1920X1080 @ 30fps. With the synthesis constraint of a 200MHz clock using altera cyclone-II FPGA.

References
  1. WIEGAND T. , SULLIVAN G. J. , BJONTEGARARD G. , LUTHRA A. : 'Overview of the H. 264/AVC video coding standard', IEEE Trans. Circuits Syst. Video Technol. , 2003, 13, (7),pp. 506–576
  2. ITU-T Rec. H. 264/ISO/IEC 14496-10: 'Advanced video coding', March 2005
  3. CHEN T. -C. , HUANG Y. -W. , TSAI C. -Y. , HSIEH B. -Y. , CHEN L. -G. : 'Architecture design of context-based adaptive variable length coding for H. 264/AVC'. Proc. TCSII'06, September 2006, vol. 53, pp. 832–836
  4. CHIEN C. -D. , LU K. -P. , SHIH Y. -H. , GUO J. -I. : 'A high performance CAVLC encoder design for MPEG-4 AVC/H. 264 video coding applications'. Proc. ISCAS'06, May 2006, p. 4
  5. TSAI M. -C. , CHANG T. -S. : 'High performance context adaptive variable length coding encoder for MPEG-4 AVC/H. 264 video coding'. Proc. APCCAS'06, December 2006, pp. 586–589
  6. KIM D. , JUNG E. , PARK H. , SHIN H. , HAR D. : 'Implementation of high performance CAVLC for H. 264/AVC video codec'. Proc. 6th Int. Workshop on System-on-Chip for Real-Time Applications, December 2006, pp. 20–23
  7. TSAI C. -Y. , CHEN T. -C. , CHEN L. -G. : 'Low power entropy coding hardware design for H. 264/AVC baseline profile encoder'. Proc. ICME'06, July 2006, pp. 1941–1944
  8. Y. S. Yi and B. C. Song, "High Speed CAVLC Encoder for 1080p 60Hz H. 264 CODEC," Proc. ISCAS 2008.
  9. C. D. Chien, K. P. Lu, Y. H. Shin, and J. I. Guo, "A High performance CAVLC Encoder Design for MPEG-4 AVC/H. 264 Video Coding Applications," Proc. ISCAS 2006.
  10. T. C. Chen, Y. W. Huang, C. Y. Tsai, B. Y. Hsieh, and L. G. Chen, "Dual-block-pipelined VLSI Architecture of Entropy Coding for H. 264/AVC Baseline Profile," Proc. International Symposium on VLSI Design, Automation and Test (VLSI-DAT), pp. 271-274, 2005.
  11. Chang Su Han and Jae Hun Lee, "Area Efficient And High Throughput CAVLC Encoder For 1920x1080@30p H. 264/Avc", SAMSUNG ELECTRONICS CO. , LTD. , South Korea;ICCE. org,p-1-7,2009.
  12. WeiJun Lu, Ying Li, DunShan Yu, Xing Zhang; 'Vlsi Implementation of an Entropy Encoder for H. 264/AVC Baseline', Industrial Electronics and Applications, 2008. ICIEA 2008. 3rd IEEE Conference on Digital Object Identifier: 10. 1109/ICIEA. 2008. 4582753 Publication Year: 2008, Page(s): 1422 - 1425
Index Terms

Computer Science
Information Sciences

Keywords

Context-based adaptive variable-length coding (CAVLC) H. 264/AVC Zig-Zag Scanning block pipeline